

(February 17th @ 7:30 pm)

PROBLEM 1 (20 PTS)

- | | | |
|---------------------|-------------------------|------------------------|
| 1.010001 + 1.011 | 1001.1101 - 1.011101 | 0.010101 + 01.11111 |
| 10.101 × 0.10011 | 1.011 × 1.0101 | 10.10010 ÷ 0.101 |

| Integer bits | Fractional Bits | FX Format | Range | Resolution |
|--------------|-----------------|-----------|-------|------------|
| 6 | 3 | | | |
| 8 | 5 | | | |

| | | | |
|-----------------------|-----------------------|-----------------------|-----------------------|
| ✓ C1500000 + 436A0000 | ✓ D0A90000 - CF480000 | ✓ 80400000 × 7AB80000 | ✓ FBB80000 ÷ 49400000 |
|-----------------------|-----------------------|-----------------------|-----------------------|

```

n-bit Parallel access shift register: If E=0, the output is kept.
if E = 1 then
  if s_1 = '1' then
    Q ← D
  else
    Q ← shift in 'din' (to the right)
  end if;
end if;

```



```

C ← 0
while A ≠ 11...1 ( $2^n - 1$ )
    if  $a_0 = 0$  then
        C ← C + 1
    end if
    right shift A
end while

```

- Sketch the Finite State Machine diagram (in ASM form) given the algorithm (for $n=8$, $m=4$). (18 pts.)
 - ✓ The process begins when s is asserted, at this moment we capture DA on register A . Then, we shift A one bit at a time. The process ends when $A = 2^n - 1$ (i.e., when $z=1$). The signal $done$ is asserted when we finish counting.
 - ✓ As A is being shifted: we need to increase the count C every time $a_0 = 0$.

- Complete the timing diagram ($n=8$, $m=4$). A is represented in hexadecimal format, while C is in binary format (12 pts.)

